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Abstract 
 
The nano-scale devices face a major issue i.e. Short Channel Effects, as a result of which the 
performance of the devices degrade. To enhance the performance of such devices, the SCEs 
should be reduced. 
This Thesis contributes to enhance the performance of nano-scaled Quadruple gate MOSFET by 
reducing the SCEs effects. In this work, an accurate analytical sub threshold models has been 
developed for an Undoped double gate MOSFET considering parabolic approximation of the 
channel. The  Centre  (axial)  as  well  as  the  surface  potential  model  is  obtained  by  solving  
the  2-D Poisson’s  equation.  Using two 2-D double gate MOSFETs and then using perimeter 
weighted sum method the center potential model of the Quadruple gate MOSFET has been 
developed. The developed Centre potential model is used further to develop the threshold voltage 
model. The Centre potential model was further applied to estimate the sub threshold drain 
current and the sub threshold swing of the device.  An extensive analysis of the device 
parameters like the channel thickness, channel width, oxide thickness, channel length etc. on the 
sub threshold electrical parameters is demonstrated.  This gives a highly accurate model which 
closely matches with the simulations.  The models are verified by the simulations obtained from 
3-D numerical device simulator Sentaurus from Synopsys. 
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Chapter1 
Introduction 
 
1.1  Introduction 
 
The revolution in the research of solid-state electronics in general and semiconductor device 
based electronic industry was started with the development of bipolar transistor, which is found 
one of the most revolutionary inventions of the 20th Century. In the past years, this invention has 
been showed an unprecedented impact on the development of the semiconductor science and 
technology [1]. The Bipolar transistor Shows delay nature when turn on and turn off and also 
Shows large base-storage times which limit it for high frequency switching application .So, the 
BJT has replaced by the CMOS technology in the design of digital integrated circuits. Therefore, 
in 1960, Kahng and Attalla proposed and fabricated one of the most important unipolar device 
which named as the metal-oxide-semiconductor field-effect transistor (MOSFET) [2]. The 
phrase "metal–oxide–semiconductor" is a reference to the physical structure of certain field-
effect transistors, containing a silicon substrate on which an oxide layer is grown and an 
electrode of metal is placed on the top of oxide.  Due to this gate voltage controllability, 
MOSFET is a transistor used for both digital and analog circuits. In MOSFETs, when a voltage 
applied on the gate electrode, some charge is induced and this induced charge make a channel 
between the two other contacts called Source and Drain. This is the device which took the 
leading role in the growth and development of the modern day’s microprocessors and 
semiconductor memory.  
The designing methodologies of modern ICs are established on the CMOS technology. The term 
"CMOS" refers to both a specific style of digital circuitry design, and the family of processes 
used to implement that circuitry on integrated circuits (chips). To design the digital circuits used 
in microprocessors, microcontrollers, Static RAM, and other digital logic circuits we have use 
CMOS circuit, an arrangement of p-type and n-type MOSFETs. For different analog circuits 
such as image sensors, data converters, and highly integrated transceivers which is used in 
analog communication technology, we also use CMOS technology. Typical the commercial 
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integrated circuits containing the CMOS composed of billions of MOS transistors of both n- and 
p- types MOSFETs on a rectangular piece of silicon of between 10 and 400 mm2.  
1.2  Motivation to the work 
 
Due to the fast progress in the IC technology, ICs have consistently been migrating towards the 
smaller feature sizes for achieving the high packing density for reducing the cost per function 
along increasing functionality. However, the relentless demand for increasing more and more 
number of CMOS devices per unit area of an IC has forced the device dimensions to shrink from 
micrometer to the nanometer scale leading to several detrimental effects on the switching 
characteristics of the transistors. Although, the reduction in device dimensions during the change 
from one technology node to another is obtained by following certain scaling rules to minimize 
these effects, the severe degradation in the Subthreshold characteristics of CMOS devices in the 
nanometer scale has imposed a physical limit on further scaling of conventional MOS transistors. 
To continue with further scaling of ICs, it is urgently required to carry out research for the 
development and study of some alternative non-conventional CMOS devices such as ultra-thin 
body single and multiple-gate silicon-on-insulator (SOI) MOSFETs, Gate-All-Around (GAA) 
MOSFETs etc. [3].  
Among all reported device architectures are facing few fabrication problems and also facing 
some mathematical problem when we find the analytical threshold voltage. Therefore,  Due to 
these regions we have investigate a structure which is symmetrical in all respect as like width 
and height and hence quadruple gate MOSFET is found to be one of the most promising non-
conventional CMOS devices for future generation IC technology []. The present dissertation 
deals with the modeling and simulation of quadruple gate MOSFETs for having the exact idea 
about this planner MOS structure.  
  
1.3  MOSFET Scaling 
 
The Semiconductor Industry Association (SIA) of the United States of America, a nonprofit 
organization that assesses the technology requirements of the future semiconductor industry and 
publishes the International Technology Roadmap for Semiconductors (ITRS), has recently stated 
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that it could be a “difficult task” to progress with CMOS beyond the 22nm technology 
generation [5]. The main reason behind the above prediction is the ultimate scaling limit of the 
conventional MOSFETs which has already been touched. Further scaling will result in excessive 
short-channel effects (SCEs) beyond the tolerable limit thereby increasing the standby power 
dissipation and deteriorating the switching characteristics of the CMOS transistors. Collectively, 
the variation in the threshold voltage and the variation in Subthreshold current is defined as a 
short-channel effects (SCEs). Higher SCE causes lower ON-to-OFF current ratio of the transistor 
which in turn imposes severe trade-off between circuit speed and standby power. Therefore, the 
suppression of the SCEs up to the acceptable level is of utmost importance of the MOSFET 
scaling to sustain the IC technology scaling trend. 
The scaling approach of MOS transistor was first proposed by Dennard and his fellow workers in 
1972 [6]. The work was later modified by Broers et al. and Dennard et al. in 1973 and 1974 
respectively [7]. Their proposed scaling theory stated that, to avoid the short-channel effects of a 
transistor during scaling from larger to shorter geometrical configuration of the transistor, both 
the lateral and vertical dimensions and the supply voltages of the transistor are required to be 
scaled (down) by a constant scaling factor whereas the substrate doping concentration has to be 
scaled up (increased) by the same factor. The scaling of the gate length relies on the 
improvement of the resolution of lithography. The vertical dimension scaling includes thinning 
of the gate-oxide and making shallow-source/drain junctions. The work of Dennard et al. served 
as the basic reference to the semiconductor industry for almost two and half decades. However, 
scaling rules have become more and more sophisticated with the advancements in the MOSFET 
technology [8-9].  
In conventional CMOS technologies, the suppression of SCEs can be obtained most effectively 
by (i) reducing the gate-oxide thickness, and (ii) increasing the channel doping concentration. 
The former is aimed to increase the gate capacitance thereby enhancing the electrostatic potential 
control of the gate over the entire channel region. The latter is desired to minimize the depletion 
depths of the source-channel and drain-channel junctions. It prevents the junction electric fields 
from penetrating too much into the channel and forming an undesired leakage path relatively at 
larger distance from the gate [10]. While these measures for controlling SCEs have been found 
successful for many technology generations in the past, they are expected to become less 
effective in the near future. Due to relentless scaling, as the bulk MOSFETs enter into the sub-
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100 nm regime the gate-oxide thickness required for adequate SCEs suppression reaches at 
around 1.0-2.0 nm and below. Such a smaller gate-oxide thickness may lead to severe increase in 
the direct tunneling current through it thereby increasing the stand-by power consumption of the 
device [11].To reduce the leakage current, a potential solution under active investigation is the 
use of such dielectric material for the gate dielectric which have high dielectric strength, material 
is called high-k materials [12]. Further, the increased doping in the channel due to continuous 
scaling may severely reduce the speed of the device [ITRS (2004)]. Thus, in order to maintain 
the scaling trend of IC technology, it is of an utmost importance to study alternative non-classical 
CMOS device structures like multi gate MOSFETs, which are expected to push further the 
CMOS scaling beyond the limits foreseen by the conventional planar device structures as 
suggested by researchers in the ITRS-2007 [ITRS (2007)].  
 
 1.4 Non-Classical CMOS  
It is previously discoursed in the earlier section that even high-k material is used with SiO2 in 
place of simple SiO2 gate, metal electrodes, novel annealing schemes, and the other material and 
processing type potential solutions[13], scaling will result in growing difficulties for planar bulk 
MOSFETs in meeting all of the transistor desires for future CMOS technology bulge. Key 
encounters are estimated to include trouble in controlling short-channel effects,negative 
influence of the high channel doping necessary for very small devices, struggle in procurement 
adequate ON-state drive current for transistors with very small gate-length, as well as other 
matters are also discussed. Alternatively, a number of non-classical MOSFETs devices with 
double-gate MOSFETs, cylindrical gate all around MOSFETs and quadruple gate MOSFET are 
being considered .In this section, we present brief metaphors about some important non-classical 
MOSFETs stated above.    
 
1.5  Quadruple gate MOSFETs 
 
The ultra-thin body SOI MOSFETs can be fabricated in different forms it may be a single or 
double gate (DG), a cylindrical MOSFET or quadruple gate MOSFET. One kind of quadruple 
gate MOSFET is alike to the SOI single-gate transistor, in addition of bottom, front and back 
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gate aligned with the front gate opposite side of the buried oxide (BOX).  On the basis of 
application of gate voltages, quadruple MOSFETs may be grouped as symmetric, asymmetric 
MOSFETs. A symmetric Quadruple gate  MOSFET results when all surrounded  gates have the 
same metal  work function, same thickness of oxide  and a single input voltage is applied to all 
side of the gates as shown in the fig.(1).  
 
 
 
 
 
Figure 1 : Schematic diagram of Quadruple gate MOSFETs 
 
An asymmetric Quadruple MOSFET either has synchronized but different input voltages to all 
side of quadruple gates, or applied the same input voltage to all gates that have distinct work 
functions. In short, the term symmetric and asymmetric principally reflect the appearance or 
nonappearance of symmetry of the electrostatic potential distributions at the Si-SiO2 interfaces of 
the channel. Quadruple gate MOS devices have been presented with Undoped and doped channel 
z 
x 
y 
L 
tsi 
A’ 
A 
B 
B’ 
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for different applications. Undoped channel Quadruple MOSFET is suitable for digital 
applications. Doped channel Quadruple MOSFETs have found places in varieties of applications 
like base-band analog applications, memory applications [14] etc. The DG MOSFETs are 
considered to be one of the most prominent non-classical CMOS devices for future generation 
Nano-scale IC technology. 
1.6 Advantages of Quadruple gate MOSFETs 
 
(a) Better scalability- The quadruple-gate MOSFET has higher scalability than the double-gate 
MOSFETs (i.e., better control of SCE).The reason behind that the surrounding gate creates 
an electrical sheltering action for lateral electrical fields creating due to the charges in the 
source and drain. The superior scalability of the device could make the quadruple gate 
MOSFET suitable for future generation CMOS technology with gate-length scaled below 25 
nm.   
 (b) Better switching characteristics- An ideal Subthreshold swing of ~60mV/Decade could be 
expected in a Quadruple gate MOSFET. This may provide higher ON-to-OFF current ratio 
than that of the bulk MOSFET thereby providing better switching characteristics.  
 (c) Higher drive current- Since the current  flow  across all the top , bottom, front and back 
surface of the silicon body (not only just from the top edge as well as bottom edge  in the 
ultra-thin body SOI DG MOSFET), the ON-state drive current can practically be double of 
that of the double-gate device. 
 (d) Higher trans-conductance and linearity- Higher trans-conductance and greater linearity of 
quadruple gate MOSFETs can be achieved by increasing the doping level in the channel 
region of device. It may be mentioned that the doped quadruple gate MOSFETs are 
important for many analog and RF applications [15]. 
 
 
 
 7 
 
 
 
 
 
1.7  Brief Review of Analytical Model of DG MOSFETs 
 
   1.7.1 Threshold Voltage Models 
 
It is discussed in previous section that the Quadruple gate MOSFETs have all the potentialities to 
become alternative CMOS structures to meet the scaling challenges for designing future 
generation VLSI/ULSI based circuits and systems. Now, we discussed modeling of threshold 
voltage. In general, the minimum gate voltage required for generating an inversion layer in the 
channel near the interface of Si/SIO2, a MOS DEVICE with a mobile carrier concentration in the 
inversion region same as that of the carrier concentration in the neutral region of the bulk 
substrate of the device is called the threshold voltage of a MOSFET. The role of the threshold 
voltage is very important for the designing of VLSI circuits and systems targeting low-voltage, 
low-power and high-speed application [16]. 
               To derive an analytical expression of surface potential of Undoped long-channel double 
gate MOSFETs, Udit Monga using conformal mapping techniques [17]. A physical drift-current 
based threshold voltage model of Undoped long-channel DG MOSFETs was proposed by Shih et 
al.[18] the channel potential was obtained by solving the 1-D poison’s equation by considering 
only one type of mobile carriers and then the drift and diffusion currents were formulated 
separately to derive the analytical expressions of the threshold voltage. 
Recently, Tiwari et al. reported a doping dependent threshold voltage model for the short-
channel DG MOSFETs with a uniform channel doping. The sensitivity of the threshold voltage 
to acceptor doping and other device parameters was disused in this paper [19].  
 
   
 1.7.2   Subthreshold Swing Models 
                
Subthreshold swing is one of the key parameters of the CMOS devices to determine their 
switching characteristics. It can be defined as the gate voltage required for changing the current 
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by one decade. Since the Subthreshold swing has significant implications in the CMOS device 
scaling, we present a brief review of the various modeling issues of the Sub-threshold swing 
characteristics of DG MOSFETs in the following. 
The previous literatures have reported many numbers of analytical models dealing with the Sub-
threshold swing of DG MOSFETs. Suzuki et al [20] suggested a scaling theory for lightly DG 
MOSFETs where they demonstrated that the punch through current in the devices would 
dominantly flow along the center of the channel of Undoped/lightly doped DG MOS devices. 
They observed that the devices would maintain an ideal Subthreshold swing (S) –factor even for 
very short gate length devices. Bhattacherjee et al. [Bhattacherjee et al.(2008)] proposed a 
subthreshold swing model of uniformly doped short-channel DG MOS device but did not throw 
any light on the doping dependency characteristics of the subthreshold swing parameter .They 
only show that the subthreshold swing of the double gate MOSFETs could be improved by 
decreasing the body thickness, (tsi) and gate oxide thickness,( tox).  
 
    
 1.7.3 Subthreshold Current Models 
              
The Subthreshold current of any CMOS device acting as a significant role in describing the static 
power dissipation of the transistor acting as a switch. Thus, an accurate model of the 
Subthreshold current of Quadruple gate MOSFETs is an utmost concern of many researchers for 
the optimization of the power dissipation in Quadruple gate MOSFET based VLSI/ULSI circuits. 
The suggested model was based on the postulation that the drain current density of the device 
would flow principally in the lateral direction (from source to drain) and the electron quasi-Fermi 
potential would be constant in the direction of the thickness as well as in the direction of  width . 
Besides constant mobility model, both the drift and diffusion current components of the device 
operating in the Subthreshold regime were included in the proposed model [21]. 
Qureshi et al. modeled the subthreshold current of DG MOSFETs. The Poisson’s equation was 
solved by applying the Gauss’s law around the silicon channel [22]. However, the model failed 
to be useful  from compacting modeling point of view of the short-channel DG MOS devicez as 
it included a body-thickness-dependent parameter[23]. 
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To assess the behavior of short-channel DG MOSFETs in the subthreshold regime, Tiwari et al.  
presented a subthreshold current model for uniformly doped devices. The parabolic potential 
approximation was used to obtain the channel potential of the device by the solving the 2-D 
Poisson’s equation. The diffusion current equation was implemented to model the subthreshold 
current of the device [24] .The model also considered the effect of volume inversion in the 
relatively low doped DG MOS device. They expressed the subthreshold current as a function of 
various device parameters [25].  
1.8  Scope of the Dissertation 
The objective of this dissertation is to present a detailed analytical modeling and Numerical 
simulation based study of the Subthreshold characteristics of some short-channel Quadruple gate 
MOSFETs. We have modeled the device with the constant doping profile in channel. The 
analytical model is developed by using the parabolic approximation technique. This dissertation 
includes Five Chapters including the present one titled “Introduction”, in which, some general 
aspects of IC technology, CMOS scaling and non-classical CMOS device structures have been 
briefly introduced. It also presents the schematic structure of Quadruple gate MOSFETs, which 
is used for modeling. For modeling, we used two symmetrical double gate MOSFETs ,in place of 
actual Quadruple gate MOSFETs, and individual double gate MOSFET is modeled and then by 
using weighted parameter sum method we have find the actual model of quadruple gate 
MOSFETs. The contents of the remaining chapters of this Dissertation are outlined as follows: 
Chapter-2 presents an analytical 2-D channel potential and threshold voltage model for 
Undoped DG MOSFETs. The surface potential model was developed followed by the threshold 
voltage. To show the validity of the presented model a 2-D device simulation was done with the 
help of commercially available sentaurus. 
Chapter-3 deals with the analytical modeling and simulation of the Sub-threshold current of 
symmetric DG MOSFETs as well as sub-threshold slope of DG MOSFETs with constant 
substrate doping. Subthreshold current expression is derived by assuming the diffusion 
phenomenon. Subthreshold Swing model is derived by using the effective conduction path effect 
concept of the quadruple MOS devices. The effects of channel thickness and channel width on 
the Sub-threshold current as well as Subthreshold swing are investigated in details. All the 
results are compared with the Numerical simulation results obtained by commercially Sentaurus. 
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Chapter-4 deals with the analytical modeling and simulation of threshold voltage, Sub-threshold 
current and Sub-threshold swing of short-channel symmetric Quadruple-gate MOSFETs with 
constant substrate doping. For modeling, we used two symmetrical double gate MOSFETs ,in 
place of actual Quadruple gate MOSFETs, and individual double gate MOSFET is modeled and 
then by using weighted parameter sum method we have find the actual model of quadruple gate 
MOSFETs.The effects of the doping and other device parameters like channel thickness and 
channel width on the sub-threshold current and sub-threshold swing are investigated in details. 
All the results obtained from analytical model are compared with the Numerical simulation 
results obtained by commercially Sentaurus 
Chapter-5 includes the summary and conclusions of the thesis. The major findings of the 
present study are summarized in this chapter. Finally, a brief discussion on the future scope of 
research in related areas considered in the dissertation is also presented in this chapter. 
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Chapter 2 
 
Modeling and Simulation of Channel Potential &Threshold Voltage 
Characteristics 
 
2.1 Introduction 
 
In Chapter-1, various features and advantages of uniformly doped Quadruple gate MOSFETs are 
highlighted. The present chapter deals with the 2-D modeling and simulation of the potential 
distribution and threshold voltage of ion-implemented quadruple gate MOSFETs. The doping 
profile of the channel is assumed to be constant .To simplify the mathematics the 3-D Quadruple 
gate device, device can be replaced with the 2-D equivalent symmetric double gate structure. For 
ignoring the coupling effects we take the channel length/channel width and channel length 
/channel thickness is larger than 2 which falls within the restriction required to obtain realistic 
and operational MOSFET. For obtain the Threshold voltage of the quadruple gate device .We 
use a method known as weighted parametric sum method. In this method the 3D device Structure 
is divided into two 2-D symmetric structure.  For individual 2-D structure we find the threshold 
voltage individually and by using the above method we can get the threshold Voltage of 3-D 
structure device. In this chapter we have find the threshold voltage for the 3-D structure as 
shown in the figure (1).   
 
2.2 Channel Potential Derivation of the double gate MOSFET which is obtained by 
cutline (AA’)                      
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The schematic structure of Undoped Quadruple gate MOSFET device used for the modeling and 
Sentaurus simulation is shown in Fig. (1). where, L , sit  , ht  , oxtt  , oxbt oxft  and oxbt are the gate-
length, thickness of channel, channel width, top gate-oxide thickness, bottom gate-oxide 
thickness, front gate-oxide thickness and  back gate-oxide thickness respectively. It should be 
noted that subscripts f and b are used for the front and back surface related parameters, 
respectively. The x- axes of the 2D structure are considered to be along the channel thickness 
and z-axes along the channel length which is shown in the figure (2).  For the distinction of the 
two gates, we use the nomenclatures of the gates as top-gate and bottom-gate of the device. 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
Figure 2: Schematic structure of the DG-MOSFET used in modeling and simulation 
The channel potential distribution function is ),( zx , According to the Poisson equation, the 
channel potential is written as eq. (2.1)
   
 
Bottom Gate 
 
z (0,0) 
Drain 
x 
Source 
toxt 
toxb 
 
n+ n+ 
Top Gate Oxide Layer 
Bottom Gate Oxide 
Layer 
L 
tsi Channel 
Top Gate 
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2 2
2 2
( , ) ( , ) a
si
qNx z x z
x z
 

 
 
 
                                                                                                       (2.1)
                                                                                     
The Poisson equation expressed by eq. (2.1) can be solved by using the following boundary 
conditions: 
   00, xx z x                                                                                                                          (2.2)                                                                                                               
 
0
,
0
x
x z
x





                                                                                                                           (2.3)                                                                      
 
2
,
,
2
si
ox si
gs fb si
tox x
x zt
V V z
t x

 

  
      
  
                                                                         (2.4)      
 
2
,
,
2
si
ox si
gs fb si
tox x
x zt
V V z
t x

 

  
    
  
                                                                               (2.5)                                                                          
 ,0 bix V                                                                                                                                   (2.6) 
 , bi dsx L V V                                                                                                                            (2.7)                                                                                                            
   
2
,
sit fgx
x z z 

                                                                                                                    (2.8)                                                                                                                    
   
2
,
sit bgx
x z z 

                                                                                                                     (2.9)                                                                                                                      
Where,  0 x is considered as the center potential along the channel, the permittivity of silicon is 
si , the permittivity of the SiO2. is ox .  xtg  , Is the top surface potential,  bg z  is the bottom 
surface potential, 
 
2
ln
i
aDS
bi
n
NN
q
kT
V   is potential built between source and drain,  DSN  is 
constant doping profile of 
n source (drain) region, DSV  
is biasing voltage applied across source- 
drain and 

















i
bfg
smbmffbbfbf
n
N
q
kTE
V
)(
)()( ln
2
   is the flat-band voltage of the top 
(bottom) surface. where ( )mf mb is the  top (bottom) metal work function, s is electron affinity of 
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silicon, gE  is the energy band gap of the silicon material,T is absolute temperature ,q is the 
electron charge , k is Boltzmann constant and aN  is the channel doping concentration.  
The 2-D channel potential function can be approximated as parabolic in nature and expressed as: 
        20 1 2,x z c z c z x c z x                                                                                           (2.10)                                                                                   
                                                                                                                                   
Where,  0c z ,   1c z and  2c z are the arbitrary function of z  which are getting by applying the 
boundary condition in  the above Poisson equation. 
From Equation (2.2) and Equation (2.10), we get 
   0 0c z z                                                                                                      (2.11)                                                                                                          
Putting the value of Φ(x, z) from equation (2.10) to equation (2.4) and (2.5) and after solving we 
get the value of C1 (z) 
 
 
1
2
ox fbt fbb
ox si
ox si
ox
V V
c z
t
t
t





 
 
 
                                                                                                            
(2.12)
                                         
                                                            
For Symmetrical DG MOSFETs, 
 1 0c z                                                                                                                  (2.13)                                                                                                                                                                                                                                                                                      
                                                                                                        
Further, by using the above Equation’s. (2.10)- (3.13) in Eq. (2.4), we get, 
 
 0
2
2
2
1
4
fbt fbb
gs
ox si
si
ox si
V V
V z
c z
t
t
t




 

 
 
 
                                                                                               (2.14)                                                                                                                                                                  
 
  
2
2
1
1
4
ox si
si
ox si
t
t
t




 
 
 
                       
                                                                                         (2.15) 
                                                                                                                 
  
Where 2 , is known the natural length with the Centre channel potential. 
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Now, substituting the value of  0c z ,  1c z  and  2c z in Eq. (2.10) then, the 2D-potential of the 
channel is 
      2 2 2 20, 1 gs fbx z z x V V x                                                                                     (2.16)                                                                                  
Since Eq. (2.1) is usable over the channel. So, we can write the Poisson’s equation at the SOI 
center in the form as: 
2 2
2 2
0 0
( , ) ( , ) a
six x
qNx z x z
x z
 

 
 
 
 
                                                                                          (2.17)                                                                                                                                       
Using Eq. (2.16) in Eq. (2.17), we obtain 
   
2
2 20
02
( )
2 2a gs fb
si
z qN
z V V
z

  


   

                                                                            (2.18)                                                              
Above equation is a 2nd  order differential equation and its solution having both complementary 
as well as particular integral part, which is given below 
 
  2 20
z zz Ae Be                                                                                                         (2.19)
                                                                                                    
 
                                                                                                                                        
                                                                                                                                                                                                                                                     
                                                                                                                          
                                
Where,
 
 
  22
a
gs fb
si
qN
V V
 
                                                                                                               (2.20)                                                                                                                                                                                                                                                                                                                 
                                                                                                                            
 
By using Eq. (2.19) in Eq. (2.16), the 2D channel potential of the fully depleted doped symmetric 
DG MOSFETs is written as 
                                                                                                                                                                                                                                                              
      2 2 2 2 2 2, 1z z gs fbx z Ae Be x V V x                                                             (2.21) 
In the above equation A and B are arbitrary constant and it is obtained by using the above 
boundary conditions.  
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   
 
2
2
2 2
1
2
La
bi gs fb ds
si
L L
qN
V V V e V
A
e e

 
 


 
     
 

                                                                      (2.22) 
   
 
2
2
2 2
1
2
La
bi gs fb ds
si
L L
qN
V V V e V
B
e e

 
 

 
     
  

                                                                     (2.23) 
In the above equation if we have put the value of x =tsi/2 then we get the surface potential of the 
channel as: 
     
2 2
2 2
0, 1
2 4 4
si si si
s gs fb
t t t
z z z V V    
  
      
   
                                                          (2.24) 
 
2.3 Threshold Voltage Derivation 
In this unit, we will use the 2D potential function ),( zx described above by Eq.(2.16) or 
Eq.(2.24) for analytical modeling of the threshold voltage of the device. Since minimum surface 
potential of a MOS device gives the source-channel barrier potential that an electron needs to 
overcome to enter into the channel from the source, the minimum value of the surface potential 
plays the important role in determining the threshold voltage of the CMOS devices. To 
determine the minimum surface potential of the symmetric DG MOSFETs, we may proceed as 
follows: 
It may be noted from Eq. (2.24) that the surface potentials  
2
,
sitx
x z

 at the Si-SiO2 interfaces 
(i.e. at
2
sitx  )  of the constant doped symmetric DG MOSFET are same. Thus, if  s z  denotes 
the surface potential of any of the two surfaces of the device,  s z can be written from Eq. 
(2.24) as 
     
2 2
2 2
0 1
4 4
si si
gs fbs
t t
z z V V   
 
    
 
                                                                       (2.25)                                                                                                                                                                                                                                                                                         
Now suppose that the minimum value of the surface potential  s z  is denoted by mins  which 
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occurs at min0zz  , that is,  min mins sz  . Clearly, the value of 0minz can be developed by 
solving the equation (2.25). 
     
0 min 0 min 0 min
2
0 02 0
4
s si
z z z z z z
d z d z d zt
dz dz dz
  

  
                                                             (2.26)                                                       
Eq. (2.26) shows that  s z  will be minimum at min0zz  if the channel center potential  0 z  is 
also minimum at min0zz    since Eq. (2.26) will be satisfied if and only if 
 
0 min
0
0
z z
d z
dz


                                                                                                                       (2.27) 
Now, suppose that  0min 0 0minz   represents the minimum value of  0 z  at min0zz  . Using 
Eq. (2.19) in Eq. (2.27) and solving the resultant equation for 0minz , we can obtain 
0min
1
ln
2 2
B
z
A
                                                                                                                     (2.28)                                                                                                                                                           
Using Eq. (2.28) in Eq. (2.19), the minimum value of the channel center potential is 
0min 2 AB                                                                                                                        (2.29)                                                                                                             
Substituting the value of 0min in Eq. (2.25), the minimum surface potential can be written as 
   
2 2
2 2
min 0 min 1
4 4
si si
s gs fb
t t
z V V   
 
    
 
                                                                          (2.30) 
Substituting the value of   0 minz  from Eq. (2.29) into Eq. (2.30), which finally express the 
minimum surface potential as follows: 
 
2
2
min 2
2 1
2 4
a si
s gs fb
si
qN t
AB V V 
 
  
      
  
                                                                    (2.31)                                                             
Since any of two Si-SiO2 interfaces of the DG-MOSFET is similar to the SOI MOSFET, we can 
define the threshold voltage of the symmetrical DG MOSFETs by using the methodology 
reported by Lee et al. [59] for SOI MOSFETs. The threshold voltage of the DG MOS device is 
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the gate voltage where the minimum surface potential becomes twice the Fermi –shift potential 
of Si channel and it is given by 
min min 2
gs th
s s FV V
  

   
Where, 






i
a
TF
n
N
V ln  is the Fermi-shift potential of silicon channel and Substituting mins in 
Eq. (2.31) and putting gs thV V in the resultant equation we can write the threshold voltage thV  in 
the polynomial form as : 
2 2
2 2
2
2 1 2 1
2 4 4
a si si
th F fb
si
qN t t
V V AB  
 
   
        
   
                                                          (2.32)                                                           
  
2 2
2 2
1 2 3 42
2 1 2 1
2 4 4
a si si
th F fb th th
si
qN t t
V V a a V a a V  
 
   
          
   
                            (2.33)                                
Where, 
 
  
2
2 2
2
1
2 2 2 2
1 1
2 4
1
La si
ds bi fb
si
L L
qN t
V V V e
a
e e x

 

 



  
      
  
 
                                                                  (2.34)                                                         
 
  
2
2
2 2 2 2
1
1
L
L L
e
a
e e x

  




 
                                                                                                (2.35)                                                                                                                                                                                                  
 
  
2
2 2
2
3
2 2 2 2
1 1
2 4
1
La si
ds bi fb
si
L L
qN t
V V V e
a
e e x

 

 

  
      
   
 
                                                             (2.36)                         
 
  
2
4
2 2 2 2
1
1
L
L L
e
a
e e x

  

 
 
                                                                                              (2.37) 
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2
2
2
5 4 1
4
sita 
 
  
 
                                                                                                                   (2.38)                   
                                                                                          
From the above equation it is clear that when the channel length of the device is large i.e L
,the last term of Eq. (2.33) tends to zero; and hence the threshold voltage, say LthV  , can be 
obtained as 
2
2
2
2 1
2 4
a si
th L F
si
qN t
V  
 

 
   
 
                                                                                               (2.39) 
With the help of Eq. (2.33) and (2.38), the threshold voltage of  the symmetric DG MOSFETs is 
2
1 2 3 0th thX V V X X                                                                                                               (2.40) 
     
  
                                                                                                              
2
2 2 1 3
1
4
2
th
X X X X
V
X
  
                                                                                                       (2.41)                                                                                                            
Where, 
1 2 4 51X a a a                                                                                                                            (2.42)                                                                                                          
 2 2 3 5 2 4 5 2 th LX a a a a a a V                                                                                                 (2.43)                                                                                                   
 23 1 3 5th LX V a a a                                                                                                                 (2.44)                                                                                                         
Since due to shortening of the channel length, the threshold voltage of the device is degraded and  
the difference between the threshold voltages of the short-channel -long-channel devices can be 
written as 
 
th th L thV V V                                                                                                                          (2.45)                                                                                           
 Where, th LV  and thV  have been described by Eq.(2.39) and Eq.(2.45) respectively. 
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2.4  Channel Potential Derivation of the DG- MOSFET obtained by cutline   (BB’)  
     
As we have find that the threshold voltage of the symmetrical double gate MOSFETs using the 
concept of center potential and surface potential of the schematic diagram shown in Fig (2). In 
the same way we can find the threshold voltage of the structure shown in Fig (3). 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
  
 
 
 
 
 
Figure 3 Schematic structure of the DG-MOSFET used for modeling and simulation 
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The y- axes and the z-axes are along the channel width and length respectively which is shown in 
the figure (3).  For the distinction of the two gates, we use the nomenclatures of the gates as to 
front-gate and back-gate of the device. 
The channel potential distribution is ),( zy , According to the Poisson equation, the channel 
potential is expressed by eq. (2.46). 
  
 
2 2
2 2
( , ) ( , ) a
si
qNy z y z
y z
 

 
 
 
                                                                                                                         (2.46) 
The Poisson equation expressed by eq. (2.46) is solved using the following boundary conditions: 
   010, yy z z                                                                                                                                              (2.47) 
 
0
,
0
y
y z
y





                                                                                                                       (2.48) 
 
2
,
,
2
ox
gs fb si
wox y
y zw
V V z
t y

 

  
      
  
                                                                      (2.49) 
 
2
,
,
2
ox
gs fb si
wox y
y zw
V V z
t y

 

  
    
  
                                                                            (2.50) 
 ,0 biy V                                                                                                                               (2.51) 
 , bi dsy L V V                                                                                                                        (2.52) 
According to Young et al., the 2-D channel potential function can be approximated as parabolic 
in nature and expressed as 
        23 4 5,y z c z c z y c z y     
Where,  3c z ,  4c z and  5c z are arbitrary functions of z  which are found by applying the 
boundary condition in  the above Poisson equation. 
After solving the above equation From), we get 
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      2 2 2 201 1 1, 1 gs fby z z y V V y                                                                                  (2.53) 
2
1
2
1
1
4
ox si
ox
t
w
w




 
 
 
                       
                                                                                         (2.54) 
                                                                                                                 
  
Where 2
1 , is called the natural length with the Centre channel potential. 
Since Eq. (2.46) is usable over all the channel region. So, we can write the Poisson’s equation at 
the SOI center in the form as: 
2 2
2 2
0 0
( , ) ( , ) a
siy y
qNy z y z
y z
 

 
 
 
 
                                                                                         (2.55)                                                                                                                                       
Using Eq. (2.16) in Eq. (2.17), we obtain 
   
2
2 201
1 01 12
( )
2 2a gs fb
si
z qN
z V V
z

  


   

                                                                         (2.56)                                                              
After solving above equation and using boundary value condition we get the surface potential as 
given below  
                                                                                                                                                                                                                                                              
      1 12 2 2 2 2 21 1 1 1 1, 1z z gs fby z Ae B e y V V y                                                        (2.57) 
In the above equation A1 and B1 are arbitrary constant and it is obtained by using the above 
boundary conditions.  
   
 
1
1 1
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2
1
1
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e e

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
 
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In the above equation if we have put the value of y =w/2 then we get the surface potential of the 
channel as: 
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2.5  Threshold Voltage Derivation 
 
In the same way as we have find the threshold voltage of the schematic diagram as shown in fig 
(2) we have find the threshold voltage of the schematic diagram as shown in figure (3). 
We have got the threshold voltage as given below :  
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Where, 
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From the above equation it is clear that when the channel length of the device is large i.e L
,the last term of Eq. (2.62) tends to zero; and hence the threshold voltage, say LthV  , can be 
obtained as 
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                                                                                             (2.68) 
With the help of Eq. (2.62) and (2.68), the threshold voltage of short-channel symmetric DG 
MOSFETs which is shown in figure(3)  is denoted as 
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4 5 6 0th thX V V X X                                                                                                               (2.69) 
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Where, 
4 7 9 101X a a a                                                                                                                          (2.71)                                                                                                          
 5 7 8 10 7 9 10 2 th LX a a a a a a V                                                                                               (2.72)                                                                                                   
 26 6 8 10th LX V a a a                                                                                                                (2.73)                                                                                                         
Since the threshold voltage roll-off thV represents the degradation of the threshold voltage due 
to shortening of the channel length, we may define thV  as the difference between the threshold 
voltages of the long-channel and short-channel devices and can be written as 
th th L thV V V                                                                                                                          (2.74)                                                                                             
                                                                                                                 
 Where, th LV  and thV  have been described by Eq.(2.68) and Eq.(2.70) respectively. 
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2.6 List of parameter used  
 
 
Table .1 List of parameters and its values used in simulation 
 
Parameters Values 
oxt  
1nm-5nm 
sit  
5nm-15nm 
L  20nm-100nm 
W  5nm-15nm 
dN  
20 310 cm  
aN  
17 310 cm  
n   21076 /cm cm s  
gsV  0 1  V 
dsV  0.05 3  V 
 
 
2.7  Results & Discussion 
 
A comparison has been done between analytical model and numerical simulation for threshold 
voltage,obtained by using the surface potential of DG MOSFETs. To getting the accurate results 
for MOSFET simulation, we needed to account for the mobility degradation that occurs inside 
inversion layers. The drift-diffusion model is the default carrier transport model in Sentaurus 
Device which is activated in our simulation. In the simulation basic mobility model is used, that 
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takes into account the effect of doping dependence, high-field saturation (velocity saturation), 
and transverse field dependence. The impact ionization effects are ignored in our device 
simulation. The silicon band gap narrowing model that determines the intrinsic carrier 
concentration is activated. The solution of the device equations are done self-consistently, on the 
discrete mesh, in an iterative fashion. For each iteration, an error is calculated and device 
attempts to converge on a solution that has an acceptably small error. The Poisson equation, 
continuity equations, and the different thermal and energy equations are included in simulation.  
All the structure junctions assumed as abrupt, and the biasing conditions considered at room 
temperature in the simulation. 
 
The junctions formed between source and body , drain and body  are supposed to be abrupt due 
to large doping concentration of the source/drain NDS  = 1e20 cm
-3.To make the device 
symmetrical, modeling done under the consideration of identical top and bottom  gate structure 
having  same thickness  of oxide, the material we have used as  electrodes  for both the gate, top 
and bottom are same and material used for electrode is taken as tungsten because it is easily 
available and its deposition on  oxide is not difficult. Therefore, the device will become a totally 
symmetric structure. Figure (4) shows the mesh-analysis of Double-Gate (DG) MOSFET which 
is obtained by Sentaurus software. Fig. (5) shows the schematic structure of Double-Gate (DG) 
MOSFET with channel doping profile. From Fig (6) It can be noted that source channel barrier 
height at channel center is lower than the surface and hence the Vth should be calculated by using 
the center potential minima. To validate the analytical surface potential model, The variation of 
surface potential with the channel length position for different gate biasing are given in Fig. (6). 
The analytical model results and the numerical simulator results are matched. It is found that the 
minimum surface potential found to be decrease with increase in gate voltage. Fig. (7) Shows the 
variation of surface potential with the channel length position for different channel thickness and 
we get a good agreement between analytical model results with the numerical simulator results. 
The source to channel barrier increases with decreasing the channel thickness as shown in Fig. 
(7). When the channel thickness is decreases, the gate controllability on the channel is increases 
because the electric field in vertical direction is increased and hence potential of channel is also 
increases. The analytical model results and the numerical simulator results are matched. 
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Figure 4 the mesh-analysis of Double-Gate (DG) MOSFET 
 
 
From Fig. (7), it is observed that the source to channel barrier increases with decreasing the 
channel thickness . The source to channel barrier increases with decreasing the channel thickness 
as shown in Fig. (7). When the channel thickness is decreases, the gate controllability on the 
channel is increases because the electric field in vertical direction is increased and hence surface 
potential of channel is also increases. The analytical model results and the numerical simulator 
results are matched. Fig. (8) shows the variation of surface potential with the channel length 
position for different oxide thickness. We get a good agreement between analytical model results 
with the numerical simulator results. When the oxide thickness is decreases the control of gate on 
the channel is increases because the electric field in vertical direction is increased and hence 
µm 
µm 
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potential of channel is also increases. But the carrier in channel may have got the enough energy 
and it penetrate the oxide layer and these trap charge may be degrade the threshold voltage. So 
we cannot decrease the oxide thickness too much. We get a good agreement between analytical 
model results with the numerical simulator results. Fig (9) shows the threshold voltage roll-off 
variation against channel length for different thickness (tsi) of the channel. Note that, As the 
channel thickness (tsi) increases the threshold voltage decreased along the channel length. It is 
happened due to decrease quantum confinement. Note that threshold voltage of the device is 
increased with increase in (Na) because of increase in overall doping level of the channel. The 
source-channel barrier increases with the increasing doping level and thereby increases the 
threshold voltage. Fig. (10) demonstrates the variation in the threshold voltage roll-off, against 
the device channel length for different oxide thicknesses. We have found that if channel oxide 
thickness decreased then, the roll-off increases. 
 
 
 
 
Figure 5  The schematic structure of DG-MOSFET with channel doping profile 
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Figure 6 Potential distribution variation along the channel length. Parameter used are, tsi=3 nm, 
Vds=0 V , Vgs=0 V . 
 
 
Figure 7 Surface Potential distribution variation along the channel length for different channel 
thickness. Parameter used are  tsi=3 nm, Vds=0 V  Vgs=0 V . 
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Figure 8 Distribution of Surface potential with channel length for different oxide thickness. 
Parameter used are    tsi=10 nm, Vds=0 V, Vgs=0 V. 
. 
 
 
 
Figure 9 Distribution of threshold voltage roll-off with channel length for different channel 
thickness. Parameter used are tsi=10 nm, Vds=0 V, Vgs=0 V . 
. 
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. 
Figure 10 Variation of threshold voltage roll-off with channel length for different oxide 
thickness. Parameter used are  tsi=10 nm, Vds=0.05 V  Vgs=0 V . 
 
 
. 
Figure 11 Distribution of threshold voltage roll-off with variation of channel length for different biasing 
voltage. Parameter used are 10sit nm , 3oxt nm , 0.05 , 0ds gsV V V V  . 
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Chapter 3 
 
Modeling and Simulation of Subthreshold Swing  
 
3.1  Introduction 
 
 It is already discussed in chapter-1 that the threshold voltage of a MOSFET gives its switching 
characteristics, one other important characteristics of MOSFET is Subthreshold swing, 
discussion of this  important characteristic is necessary because it gives the idea about the 
standby power dissipation and switching characteristics of the CMOS devices. The present 
chapter has been designed to carry out the modeling and simulation of the Subthreshold swing of 
the DG MOS devices with a constant doping profile considered in this dissertation. The solution 
of minimum surface potential obtained in the previous chapter has been employed in the present 
chapter to model the above characteristics of the CMOS device under considerations.  
3.2 Subthreshold Current Model Derivation of double gate MOSFETs  obtained by 
cutline AA’ 
 
The schematic structure of Undoped DG- MOSFET device used for the modeling and Sentaurus 
simulation is shown in Fig. (2). To estimate the Subthreshold current we consider that the 
subthreshold current flow due to the diffusion of carriers . 
1 expm dss n
T
n V
J qD
L V
  
    
  
                                                                                                     (3.1) 
 
Where,  mn  is the free electron density in weak inversion region and mn  
is found by using the 
classical Boltzmann’s equation and written as  
 
 2 min
expim
a T
zn
n
N V
 
  
                                                                                                               (3.2) 
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Where, in  is the intrinsic carrier concentration of the silicon channel, TV  is the thermal voltage 
and 
 
    2 2min 0min 0mins z x                                                                                                      (3.3) 
Where, 
gs fbV V                                                                                                                                                             (3.4) 
nD ,Is the diffusion constant and 
-320cm101DSN , the drain/source doping density. By 
integrating Eq. (3.1) over the entire silicon channel thickness we have got the Subthreshold 
current and it is written as                                                                                                                                                                                                                   
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Using Eq. (3.2) for mn  in Eq. (3.5), we can write as, 
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By using Eq. (3.3) and Eq. (3.6) we get 
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Where,   
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Using the trapezoidal rule of the numerical integration Eq. (3.7) can be written as  
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Where, ‘m’ is the number of linear sections between intervals 






2
,
2
sisi tt .  Considering 1m  for 
better physical insight and simplicity, Eq. (3.9) can be written as 
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By putting the value of the constant D from the Eq. (3.8) into Eq. (3.10), an alternative for 
Subthreshold current can be given by 
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                      (3.11) 
3.3 Subthreshold Swing Model Derivation of double gate MOSFETs obtained by cutline 
AA’ 
 
The Subthreshold swing of any CMOS device is defined as the reciprocal of the slope of the 
Subthreshold characteristic curve representing the variation of   DIlog  as a function of the gate 
voltage GV , where DI  is the drain current in the Subthreshold regime of operation of the MOS 
device. Thus, if S  represents the Subthreshold swing of the DG MOSFET under consideration, 
we can write 
 
min
min
ln10
log
gs gs
ds
ds ds
dV dV d
S I
d I d dI


                                                     (3.12)  
Where gsV   is the gate voltage, dsI is the drain current, and min   is the minimum surface 
potential, and the influence of interface trap charge is neglected. The Subthreshold slop is usually 
represented by the following classical expression.                                                                     
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Where, TV is the thermal voltage in the normal atmospheric temperature.                                       
From previous chapter we have find that the minimum surface potential is 
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Where, 
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Where , A and B are given in previous chapter. 
First term in the above expression states that the Subthreshold slope is 60 70 /to mV decade for a 
long channel device. The latter term is due to the short channel effect. 
3.4 Subthreshold Current Model Derivation of double gate MOSFETs obtained by 
cutline BB’ 
 
The schematic structure of Undoped DG- MOSFET device used for the modeling and Sentaurus 
simulation is shown in Fig. (2.2).  To estimate the Subthreshold current we consider that the 
subthreshold current flow due to the diffusion of carriers  
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Where,  mn  is the free electron density in weak inversion region and mn  
is found by using the 
classical Boltzmann’s equation and written as  
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Where, in  is the intrinsic carrier concentration of the silicon channel, TV  is the thermal voltage 
and 
 
    2 2min 01min 01min 1s z y                                                                                                 (3.20) 
Where, 
gs fbV V                                                                                                                                                           (3.21) 
nD ,Is the diffusion constant and 
-320cm101DSN , the drain/source doping density. By 
integrating Eq. (3.18) over the entire silicon body, we have got the Subthreshold current and it is 
written as                                                                                                                                                                                                                   
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Using Eq. (3.19) for mn  in Eq. (3.22), we can write as, 
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 From Eq. (3.20) and Eq. (3.23), the Subthreshold current is written as 
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 Where,    
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Using the trapezoidal rule of the numerical integration Eq. (3.24) can be written as  
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Where, ‘m’ is the number of linear sections between intervals 






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,
2
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By putting the value of the constant D from the Eq. (3.25) into Eq. (3.27), an alternative 
expression for Subthreshold current can be given by 
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3.5  Subthreshold Swing Model Derivation of double gate MOSFETs obtained by 
cutline BB’ 
 
The Subthreshold swing of any CMOS device is defined as the reciprocal of the slope of the 
Subthreshold characteristic curve representing the variation of   DIlog  as a function of the gate 
voltage GV , where DI  is the drain current in the Subthreshold regime of operation of the MOS 
device. Thus, if S  represents the Subthreshold swing of the DG MOSFET under consideration, 
we can write 
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Where gsV   is the gate voltage, dsI is the drain current, and min   is the minimum surface 
potential, and the influence of interface trap charge is neglected. The Subthreshold slop is usually 
represented by the following classical expression.                                                                     
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Where, TV is the thermal voltage in the normal atmospheric temperature.                                       
From previous chapter we have find that the minimum surface potential is 
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Where, 
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Where 1 , 1A and 1B are given in previous chapter. 
First term in the above expression states that the Subthreshold slope is 60 70 /to mV decade for a 
long channel device. The latter term is due to the short channel effect. 
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3.6 Results and Discussion 
  
   
In this section, the results of the analytical model of uniformly doped DG MOSFETs are 
compare with the numerical simulation results getting from the 2-D device simulation tool. The 
modeling done with the assumption of identical top and bottom gate structure with the same 
oxide thicknesses and tungsten is used as a electrode material for both top and bottom gates of 
the device which is already discussed in the last chapter. The schematic diagram of DG 
MOSFET used for simulation is same as Fig. (3) in the previous chapter. 
Fig. (12) plots the Subthreshold swing variation against the device channel length (L) for three 
different channel thickness (tsi). The plots shows that for thicker silicon films, the Subthreshold 
slop is more and for thinner the Subthreshold slop is  less . The enhanced short-channel effects 
results in the increase in the Subthreshold swing, (S), of the device. It reveals that the 
degradation of subthreshold slop due to DIBL effect can be alleviated by the use of the thin 
silicon film. 
 
. 
Figure 12 Subthreshold swing variation against the device channel length (L) for different 
channel thickness. Parameter used are tox=3nm,  Vds=0.05 V  ,Vgs=0 V . 
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. 
On the other hand the subthreshold slop is also reduced by using small thickness of oxide. Fig. 
(13) shows variation of subthreshold slop as a function of device channel length for different 
gate oxide thickness and it shows the good agreement with the result found by numerical 
simulator. It also shows that the switching characteristics of the DG MOSFETs are declined very 
quickly with the decrease in channel length and increase in the gate oxide thickness provided 
other parameters of the devices remain unchanged. 
 
 
Figure 13 distribution of Subthreshold-swing variation against the device channel length (L) for 
different oxide thickness. Parameter used are  tsi=10nm,  Vds=0.05 V  Vgs=0 V . 
. 
The deterioration of the switching characteristics with the increase in the oxide thickness is due 
to fact that thicker gate oxides increased the gate capacitance due to this the electric field in the 
channel region thereby reducing the control gates over the channel and increasing the value of 
the subthreshold swing (S) of the device. Fig (14) presents the subthreshold swing variation with 
the doping concentration. subthreshold swing (S) value found to be decrease with the increasing 
channel doping due to reduced SCEs. It is also found that the double gate MOSFET reduces 
DIBL effects and keep swing of 60 decade/mV with long channel. Fig. 4.5 shows variation of  
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. 
Figure 14 Subthreshold swing variation against the device channel length (L) for different 
biasing voltage . Parameter used are  tsi=10nm, tox=3nm Vgs=0 V . 
 
 
Subthreshold slop as a function of device channel length for different drain biasing and it is it 
shows the good agreement with the result found by numerical simulator. From fig it is clear that 
when drain voltage changes from o.o5 to 3V the Subthreshold slop value will not changes 
quickly until the channel length is scaled down to 40 nm.  
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Chapter 4 
Modeling and Simulation of Channel Potential &Threshold Voltage 
Characteristics 
 
4.1  Introduction 
                
We have developed the analytical model of threshold voltage and Subthreshold slope in chapter- 
2 and in chapter-3 for DG-MOSFETs. Hence for getting the analytical model for Threshold 
voltage and Subthreshold slop of quadruple gate MOSFETs ,we can use the above developed 
model of DG-MOSFETs. By using perimeter-weighted-sum approach, an analytical model of 
quadruple gate MOSFETs is developed. 
A schematic view of the three dimensional quadruple gate MOSFETs is shown in Fig(1) where 
W  is the channel width, sit  is the silicon body thickness, and L is the cannel length. All four sides 
of the gate is surrounded with metal with a gate oxide thickness oxt . Channel length is doped with 
acceptor concentration 20 31 10aN cm
  . To adjust the threshold voltage ,we have used metal for 
gate electrode with a proper work function .To avoid solving for 3 D  Poisson equation that is 
too difficult to be derived, the 3 D  quadruple gate device can be replaced by two 2 D
equivalent symmetric double gate structure. To simplify the mathematical analysis for 3 D  
quadruple gate MOSFETs we consider that the device is consist of two independent double gate 
MOSFETs which is shown in figure. 
4.2  3-D Generalized Potential Model 
  
Due to fact that the leakiest path will be in the middle of the channel width as well as middle of 
the channel thickness for the quadruple gate device, the 3 D  center potential of the device can 
be equivalently decomposed into two 2 D  central potential for both symmetrical double gate 
device.  
In chapter -3 the analytical potential model for both the 2 D  symmetrical device is developed.  
By using the perimeter weighted sum method the analytical potential of the quadruple gate is 
expressed as 
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       , , , , 1x y z x z y z                                                                         (4.1). 
Where,                                   
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w t
 
                                                                                                                   (4.2) 
Where  , ,x y z ,is the analytical potential for quadruple gate device is,  ,x z  is the analytical 
potential for symmetrical double gate MOSFETs shown in fig which is obtained from the 
quadruple gate structure, when cut line is taken along 'AA .  ,y z , is the analytical potential for 
symmetrical double gate MOSFETs shown in fig which is obtained by taking the cut line along 
'BB .and    is the ratio of symmetrical double gate MOSFETs device to the entire quadruple 
gate MOSFETs. 
4.3 Threshold Voltage Roll-off Model 
 
In order to determine the threshold voltage roll-off of the quadruple gate MOSFETs, numerical 
simulation have shown that the superposition principle cannot be applied in two separate 
Structures. Instead of using the superposition principal ,we have used the perimeter weighted 
sum method to get the threshold voltage roll off of quadruple gate MOSFETs and it is given as  
 
       , , , , 1th th thV x y z V x z V y z                                                    (4.3) 
 
Where  , ,thV x y z   is the threshold voltage roll-off of quadruple gate MOSFETs,  ,thV x z  is 
the threshold voltage roll-off of symmetrical double gate MOSFETs shown in fig, which is 
obtained from the quadruple gate structure, when cut line is taken along 'AA .  ,thV y z , is the 
threshold voltage roll-off of symmetrical double gate MOSFETs shown in fig which is obtained 
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by taking the cut line along 'BB and   is the ratio of symmetrical double gate MOSFETs device 
to the entire quadruple gate MOSFETs. 
 
4.4  Subthreshold Current and Subthreshold slope Model 
 
By using the perimeter weighted sum method, the subthreshold current of quadrature MOSFETs 
is easily obtained with the help of subthreshold current of symmetrical double gate MOSFETs 
which is given in previous chapter and it is given as 
 1QD DG DGS S S                                                                                        (4.4) 
Where QDS the subthreshold current for is quadruple gate and  DGS  is the Subthreshold current 
for symmetrical double gate which is shown by fig.  And  DGS  is Subthreshold current for 
symmetrical double gate which is shown in fig. 1.1.  . 
 
4.5 Result and discussion 
 
Fig. (15) shows the variation of center potential with the channel length position .We get a good 
agreement between analytical model results with the numerical simulator results. 
From fig (15) it can be noted that source channel barrier height at channel center is lower than 
that of the surface and hence the threshold voltage should be calculated by using the center 
potential minima. Fig. (16) shows the variation of surface potential with the channel length 
position for different channel thickness and we get a good agreement between analytical model 
results   with the numerical simulator results. From Fig. (16), it is observed that the source to 
channel barrier increases with decreasing the channel thickness .when the channel thickness is 
decreases the control of gate on the channel is increases because the electric field in vertical 
direction is increased and hence potential of channel is also increases. We get a good agreement 
between analytical model results with the numerical simulator results.  
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Fig. (17) shows the variation of surface potential with the channel length position for different 
oxide thickness. We get a good agreement between analytical model results   with the numerical 
simulator results. From Fig. (17), it is observed that the source to channel barrier increases when 
the thickness of the oxide layer is decreases.  
 
 
Figure 15 Potential distribution variation along the channel length. Parameter used are, tsi=10 
nm, w=10nm ,Vds=0 V  Vgs=0 V . 
When the oxide thickness is decreases the control of gate on the channel is increases because the 
electric field in vertical direction is increased and hence potential of channel is also increases. 
But the carrier in channel may have got the enough energy and it penetrate the oxide layer and 
these trap charge may be degrade the threshold voltage. So we cannot decrease the oxide 
thickness too much. We get a good agreement between analytical model results with the 
numerical simulator results.  
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Figure 16 Channel Potential distribution variation along the channel length for different channel 
thickness. Parameter used are  tox=3 nm, w=10 nm,Vds=0 V  Vgs=0 V 
.. 
 
 
Figure 17 Surface Potential distribution variation along the channel length for different thickness 
of oxide. Parameter used are tsi=10 nm, w=10 nm,Vds=0 V  Vgs=0 V 
 
 47 
 
Fig (18) Shows the distribution  of threshold voltage roll-off  along the  channel length for 
different thickness of gate-oxide. It is clearly shown in the figure that the  threshold voltage roll-
off increases when the channel length decreases, mainly when thickness of gate oxide is 
increased to 5 nm. This shows that the controllability of gate is gradually decreases inside the 
channel, which prevents the vertical electric field. We cannot reduce the oxide thickness too 
much ,due to very low oxide thickness the tunneling of carrier from the silicon and oxide 
interface may occurs and hence tunneling current will occur. For example, if the thickness of 
oxide reduced to 3 nm [30], quantum mechanical effects will arise and it degrades the 
performance of the model. 
 
Figure 18 degradetion of threshold voltage along the channel length for different thickness of 
oxide. Parameter used are  tsi=10 nm, w=10 nm,Vds=0 V  Vgs=0 V 
Fig (19) shows the threshold voltage roll off distribution along the  channel length for different 
thickness of gate-oxide. As opposed to the gate oxide, the large channel width is preferred to 
suppress short channel effect when channel length L is increased. Although the large channel 
width is required to resist the short channel effect, it will increase the area of the active device 
and can make it difficult to be used in the tight packing density budget for manufacturing ULSI. 
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Another efficient method to improve the degradation of threshold voltage that is to make the 
silicon film thickness thinner as shown in fig.(19). 
 
Figure 19 Variation of threshold voltage roll-off with channel length for different channel 
thickness. Parameter used are tox=3 nm, w=10 nm,Vds=0.05 V  Vgs=0 V 
Fig (20) shows the distibution of  threshold-voltage roll-off along the  channel length for various 
drain biasing. We have found that the threshold-voltage roll-off  decreases with the channel 
length decreases, particularly when the drain biased is increased to 1v. This is happen due to the 
larger drain bias following the short channel length can greatly initiate DIBL and degrade the 
threshold behavior.  
Fig. (21) shows the analytical solution of the Subthreshold slope for quadruple gate MOSFETs 
compared with 3D numerical simulation results with the silicon thickness as a varied parameter, 
and good agreements are obtained. The plot indicates that the thinner silicon film thickness has 
the smaller Subthreshold slope due to the DIBL effect alleviated by the use of thin silicon film. 
Moreover, the subthreshold swing can also be substantially reduced by making use of thinner 
gate insulator. Fig (22)  shows the dependency of subthreshold slope on the channel length with 
the gate oxide thickness as a variable parameter. To suppress the short channel effect more 
efficiently, much thinner oxides are preferred. Due to thinner oxide thickness, the vertical field in 
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the channel is increased and hence the gate controllability increased which reduces the 
Subthreshold degradation. 
 
Figure 20 Distribution of  threshold voltage roll-off with channel length for different biasing 
voltage. Parameter used are tox=3 nm, tsi=10nm,w=10 nm, Vgs=0 V 
 
Figure 21 Distribution  of Subthreshold slope with channel length for different channel thickness. 
Parameter used are  tox=3 nm, w=10 nm, Vgs=0 V, Vds=0.05 V 
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Figure 22 Variation of Subthreshold slope with variation of  channel length when  thickness of 
oxide changed. Parameter used are  tsi=10 nm, w=10 nm, Vgs=0 V, Vds=0.05 V 
 
Fig.(23) shows the analytical solution of the Subthreshold slope for quadruple gate MOSFETs 
compared with 3D numerical simulation results with the oxide thickness as a varied parameter, 
and good agreements are obtained. The plot indicates that the narrow oxide provide  the more 
efficient suppression on short channel effects for the proposed device, which gives small 
Subthreshold-slope degradation. As a result the narrow width channel account as a key 
parameter, we can consider it for design the model for the Subthreshold operation. 
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Figure 23 Variation of Subthreshold slope with channel length for different oxide thickness. 
Parameter used are  tsi=10 nm, w=10 nm, Vgs=0 V, Vds=0.05 V 

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Chapter 5 
 
Conclusion and Future Scope of Work 
5.1   Introduction 
  
The objective of this dissertation is to present a detailed theoretical and simulation based study of 
the threshold voltage, Subthreshold slope characteristics of short-channel Quadruple gate 
MOSFETs with a constant doping profile of the device. The present chapter has been devoted to 
summarize and conclude the major observations presented in the previous chapter of this 
dissertation. Since research is a continuous process of learning, we have also tried to outline 
some scopes of future works related to the area considered in this Dissertation.   
 
 5.2 Summary and Conclusion 
       
      Chapter-1 is devoted to discuss some general aspects of CMOS technology, CMOS scaling and 
double-gate CMOS structures. It is discussed that the dimension of conventional MOS transistors 
fabricated on a bulk silicon substrate has attained their physical limit owing to incessant 
technology scaling of CMOS devices. In view of the above, various CMOS device scaling issues 
as well as different novel non-classical CMOS structures for maintaining the desired pace with 
the current–edge technology trend has been discussed in this chapter. The various aspects of 
multi-gate MOS structure in general and Quadruple gate MOSFET in particular, has been 
presented in this chapter. With respect to the conventional single gate bulk CMOS transistor 
structures, the Quadruple gate MOSFETs are observed to be having (i) better control on the short 
channel effects because of their device geometry; (ii) ultimate potential for future technology 
scaling due to improved short-channel effects; (iii) better switching characteristics (iv) better on 
state drive current (which is nearly double of drain current of the single-gate gate device). The 
purpose of studying the Quadruple gate MOS devices in the Dissertation is thus clearly well 
justified. Finally, the scope of the dissertation has been outlined at the end of the chapter.    
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Chapter-2 presents an analytical modeling and simulation of the 2D potential distribution and 
threshold voltage of short-channel DG MOSFETs. The channel region is assumed to be 
Undoped. The parabolic mode analysis has been employed to determine the surface potential by 
the solving the 2D Poisson’s equation in the channel region. Thus the obtained 2D surface 
potential is further utilized in defining the virtual cathode which represents the minimum surface 
potential along the channel. The important observations inferred from this chapter can be 
summarized as, the device surface potential minimum (the maximum channel barrier height) and 
therefore the threshold voltage is found to be a strong function of the channel thickness as well 
as oxide thickness. All the results have been found from analytical result is matched with device 
simulator Sentaurus. 
Chapter-3 deals with  modeling and simulation of Subthreshold-drain current and Subthreshold-
swing of symmetric DG MOSFETs. It is assumed that diffusion is the dominant current flowing 
mechanism in subthreshold regime of device operation. The major points of this chapter can be 
outlined as follows.(i) the chapter presents an analytical modeling of the effective conduction 
path parameters of the two channels under two gates of the DG MOS device. All the results have 
been found from analytical result is matched with device simulator Sentaurus. 
 
Chapter-4 deals with the analytical modeling and simulation of threshold voltage, Subthreshold-
swing and Subthreshold-current of short-channel symmetric Quadruple gate MOSFETs with 
constant substrate doping. For modeling, we used two symmetrical double gate MOSFETs ,in 
place of actual Quadruple gate MOSFETs, and individual double gate MOSFET is modeled and 
then by using weighted parameter sum method we have find the actual model of quadruple gate 
MOSFETs.The effects of the doping and other device parameters like channel thickness and 
channel width on the subthreshold swing and subthreshold current are investigated in details. All 
the results have been certified with the Numerical simulation results getting from the 
commercially software Sentaurus. 
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5.3  Future Scope of Work 
 
This dissertation is intended to present the theoretical modeling of the threshold voltage, sub-
threshold slope and sub-threshold current of the Quadruple gate MOSFETs with a constant 
doping concenteration in the body. However, there are a few complicated issues which can be 
taken up as the future works. Some possible future woks may be described as follows. 
 
a)  A capacitance model of short-channel Quadruple gate MOSFETs could be very useful 
for many researchers working in the related areas. 
b) An extensive study of Quadruple gate MOSFETs for analog and RF applications can be 
carried out. 
c) At nanoscale (below 25nm gate length), the study of Quantum Mechanical Effects on 
Quadruple gate MOSFET becomes necessary. 
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